

CY7C1371D CY7C1373D

18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM with NoBL[™] Architecture

Features

- No Bus Latency[™] (NoBL[™]) architecture eliminates dead cycles between write and read cycles
- Supports up to 133-MHz bus operations with zero wait states
 Data is transferred on every clock
- Pin-compatible and functionally equivalent to ZBT[™] devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte write capability
- 3.3 V/2.5 V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to enable clock and suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 119-ball BGA, and 165-ball FBGA packages
- Three chip enables for simple depth expansion
- Automatic power-down feature available using ZZ mode or CE deselect
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- Low standby power

Selection Guide

Description 133 MHz 100 MHz Unit Maximum access time 6.5 8.5 ns Maximum operating current 210 175 mΑ Maximum CMOS standby current 70 70 mΑ

Functional Description

The CY7C1371D/CY7C1373D is a 3.3 V, 512 K × 36/1 M × 18 synchronous flow through burst SRAM designed specifically to support unlimited true back-to-back read/write operations with no wait state insertion. The CY7C1371D/CY7C1373D is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).


Write operations are controlled by the two or four byte write select (BW_X) and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

198 Champion Court




Logic Block Diagram – CY7C1371D





Logic Block Diagram – CY7C1373D






Contents

Pin Configurations	5
Pin Definitions	
Functional Overview	10
Single Read Accesses	10
Burst Read Accesses	
Single Write Accesses	10
Burst Write Accesses	11
Sleep Mode	11
Interleaved Burst Address Table	11
Linear Burst Address Table	11
ZZ Mode Electrical Characteristics	11
Truth Table	12
Partial Truth Table for Read/Write	12
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	14
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	19

TAP DC Electrical Characteristics and	
Operating Conditions	19
Identification Register Definitions	20
Scan Register Sizes	20
Identification Codes	
Boundary Scan Order	21
Boundary Scan Order	22
Maximum Ratings	23
Operating Range	23
Electrical Characteristics	23
Capacitance	24
Thermal Resistance	24
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	34
Units of Measure	
Document History Page	35
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	




Pin Configurations





Pin Configurations (continued)





Pin Configurations (continued)

Figure 3. 119-ball BGA (14 × 22 × 2.4 mm) pinout

	1	2	3	4	5	6	7
Α	V _{DDQ}	А	А	A	А	A	V _{DDQ}
В	NC/576M	CE ₂	А	ADV/LD	А	CE ₃	NC
С	NC/1G	А	А	V _{DD}	А	Α	NC
D	DQ _C	DQP _C	V_{SS}	NC	V_{SS}	DQPB	DQB
E	DQ _C	DQ_{C}	V_{SS}	CE ₁	V_{SS}	DQB	DQB
F	V _{DDQ}	DQ_{C}	V_{SS}	OE	V_{SS}	DQB	V_{DDQ}
G	DQ _C	DQ _C	BW _C	А	BWB	DQB	DQB
н	DQ _C	DQ _C	V_{SS}	WE	V_{SS}	DQB	DQB
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
ĸ	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQA	DQA
L	DQ_D	DQ_D	BWD	NC	BWA	DQ _A	DQ _A
м	V _{DDQ}	DQ_D	V_{SS}	CEN	V_{SS}	DQA	V _{DDQ}
N	DQD	DQ_D	V_{SS}	A1	V_{SS}	DQ _A	DQ _A
Р	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQPA	DQA
R	NC/144M	А	MODE	V _{DD}	NC	A	NC/288M
Т	NC	NC/72M	А	А	А	NC/36M	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

CY7C1371D (512 K × 36)



Pin Configurations (continued)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE ₁	BWB	NC	\overline{CE}_3	CEN	ADV/LD	А	А	А
В	NC/1G	А	CE2	NC	BWA	CLK	WE	OE	А	А	NC
С	NC	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQPA
D	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ _A
Е	NC	DQ _B	V_{DDQ}	V _{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA
F	NC	DQ _B	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA
G	NC	DQ _B	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V_{DDQ}	NC	DQ _A
Н	NC	NC	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	NC	ZZ
J	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
κ	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
L	DQB	NC	V_{DDQ}	V _{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
М	DQB	NC	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	NC
Ν	DQPB	NC	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V _{DDQ}	NC	NC
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	A	А	А	А

CY7C1373D (1 M × 18)



Pin Definitions

synchronous A _{1:01} are fed to the two-bit burst counter. BWA, BWA: BWO, BWD: Synchronous Byte write inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising synchronous BWE Input- synchronous Write enable input, active LOW. Sampled on the rising edge of CLK. ADV/LD Input- synchronous Write enable input. Used to advance the on-chip address counter or load a new address. When HIGH synchronous ADV/LD Input- synchronous Clock input. Used to advance the on-chip address counter or load a new address. When HIGH added into the device for an access. After being deselected, ADV/LD must be driven LOW to load i new address. CLK Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous GE1 Input- synchronous Chip enable 3 input, active HGH. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous and CE3 to select/deselect the device. OE Input- synchronous Output enable, asynchronous input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE advect has been deselected. OE Input- synchronous Clock enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE advect has been deselected. CE2 Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE advect has	Name	I/O	Description
BWC Synchronous edge of CLK: WIE synchronous Input- Wite enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal synchronous ADV/ID Input- synchronous Advance/load input. Used to advance the on-chip address counter or load a new address. When HIG/ add cl into the device for an access. After being deselected, ADV/ID must be driven LOW to load i new address. CLK Input- synchronous Input- device for an access. After being deselected, ADV/ID must be driven LOW to load i new address. CLK Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE2 Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE3 Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous OE Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous OE Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous OE Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous O	A ₀ , A ₁ , A		Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
synchronous must be asserted LOW to initiate a write sequence. ADV/LD Input- synchronous Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGF and CEN is asserted LOW the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address. CLK Input- counter is advanced. When LOW. Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK i only recognized if CEN is active LOW. CE1 synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE2 Input- synchronous Chip enable 3 input, active HOH. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE3 Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous OE Input- and CE ₂ to select/deselect the device. OW OE Input- advintornous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside asynchronous OE Input- asynchronous Clock enable input, active LOW. When load as input data pins. OE is masked durin the device use Cloce when required. ZZ Input- synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is	$\frac{\overline{BW}_{A}}{\overline{BW}_{C}}, \frac{\overline{BW}_{B}}{\overline{BW}_{D}},$		Byte write inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
synchronous (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address. CLK Input-clock Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW. CE1 Input-synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE2 Synchronous Chip enable 3 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous CE3 Input-synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE synchronous OE Input-synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE and CE ₂ to select/deselect the device. OE Input-synchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside any nchronous on a wite sequence, during the first clock when emerging from a deselected state, when the data portion of a write sequence, during the first clock when emerging from a deselected the device. ZE Input-synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM when deasserted HIGH, I/O pins are disadered to be shave a outputs. ZE Input-synchronous Bidirectional data I/O lines. As input, they	WE		Write enable input, active LOW. Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
Only recognized if CEN is active LOW. CE1 Input- synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE and CE3 to select/deselect the device. CE2 Input- synchronous Chip enable 3 input, active HGH. Sampled on the rising edge of CLK. Used in conjunction with CE and CE3 to select/deselect the device. CE3 Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE and CEs to select/deselect the device. OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block insidu asynchronous Output enable asynchronous input, active LOW. Combined with the synchronous logic block insidu asynchronous OE Input- synchronous Output enable input, active LOW. When asserted LOW the LOC kignal is maked during the device has been deselected. CEN Input- synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM device, use CEN to extend the previous cycle when required. ZZ Input- synchronous Z "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with addresses presented HIGH the Clock signal is maked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required. ZZ Input- synchronous Ediferctional data I/O lines. As inputs, they deliver the data contained in th	ADV/LD		Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
Synchronous and CE ₃ to select/deselect the device. CE2 Input- synchronous Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE and CE ₃ to select/deselect the device. CE3 Input- synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE asynchronous OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside asynchronous OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside asynchronous OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside asynchronous CEN Input- synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM When deasserted HIGH, Hou Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required. ZZ Input- asynchronous Zi "isleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. DQs I/O- synchronous Bidirectional data I/O lines. As inputs, they feed into an on-tipe data register that is triggered by the addresses presented during the previous clock rise of the read cycle. The direction of the pins i	CLK	Input-clock	Clock input . Used to capture all synchronous inputs to the device. CLK is qualified with \overline{CEN} . CLK is only recognized if \overline{CEN} is active LOW.
synchronous and CE ₃ to select/deselect the device. CE ₃ Input- synchronous Chi penable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE and CE ₂ to select/deselect the device. OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside asynchronous OE Input- asynchronous Cutput enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. DE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device the seen deselected. CEN Input- synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM When deasserted HIGH input places the device in a non-time critical "sleep" condition with device, use CEN to extend the previous cycle when required. ZZ Input- asynchronous Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HGH, DQ, an DQP _[A,D] are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when em	CE ₁		Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device.
Synchronous and CE2 to select/deselect the device. OE Input- asynchronous Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. CEN Input- synchronous Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required. ZZ Input- asynchronous Z2 "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an intermal pull-down. DQs I/O- synchronous Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs an DQP _{IA-D1} are placed in a tristate condition. The outputs are automatically tristated during the data portio of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. D	CE ₂		Chip enable 2 input, active HIGH . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select/deselect the device.
asynchronous the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. CEN Input-synchronous Clock enable input, active LOW . When asserted LOW the Clock signal is recognized by the SRAM When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required. ZZ Input-asynchronous Z² sleep ⁿ input . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has at internal pull-down. DQs <i>I/O</i> - synchronous Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ, and DOP (P _{LD}) are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. DQP (P _{LD}) are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence. Uning the first clock when emerging from a deselected state, and w	CE ₃		Chip enable 3 input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and CE_2 to select/deselect the device.
synchronous When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required. ZZ Input-asynchronous ZZ "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. DQs I/O-synchronous Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:D] are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. DQP _X I/O-synchronous Bidirectional data parity I/O lines. Functionally, these signals are identical to DQs. MODE Input strap pin Mode input. Selects the burst order of the device. V _{DD} Power supply inputs to the core of the device. V _{DD} Power supply inputs to the core of the device. V _{DD} I/O power supply for the I/O circuitry.	ŌĒ		outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. \overline{OE} is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when
asynchronous data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. DQs I/O-synchronous Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:D] are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. DQP _X I/O-synchronous Bidirectional data parity I/O lines. Functionally, these signals are identical to DQs. MODE Input strap pin Mode input. Selects the burst order of the device. V _{DD} Power supply inputs to the core of the device. V _{DDQ} I/O power upply Power supply for the I/O circuitry.	CEN		Clock enable input, active LOW . When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.
synchronous rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:D] are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. DQP _X I/O-synchronous Bidirectional data parity I/O lines. Functionally, these signals are identical to DQs. MODE Input strap pin Mode input. Selects the burst order of the device. W _{DD} Power supply Power supply Power supply inputs to the core of the device. V _{DD} I/O power supply Power supply for the I/O circuitry.	ZZ		ZZ "sleep" input . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
X synchronous MODE Input strap pin Mode input. Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to VDD or left floating selects interleaved burst sequence. VDD Power supply Power supply inputs to the core of the device. VDDQ I/O power supply for the I/O circuitry.	DQs		Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} . When \overline{OE} is asserted LOW, the pins behave as outputs. When HIGH, DQ _s and DQP _[A:D] are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
When tied to Gnd selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. V _{DD} Power supply Power supply Power supply inputs to the core of the device. V _{DD} I/O power supply for the I/O circuitry.	DQP _X		Bidirectional data parity I/O lines. Functionally, these signals are identical to DQ _s .
V _{DDQ} I/O power supply for the I/O circuitry.	MODE	Input strap pin	When tied to Gnd selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved
supply	V _{DD}	Power supply	Power supply inputs to the core of the device.
V _{SS} Ground Ground for the device.	V _{DDQ}	•	Power supply for the I/O circuitry.
	V _{SS}	Ground	Ground for the device.



Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin must be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V _{DD} through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
тск	JTAG- clock	Clock input to the JTAG circuitry . If the JTAG feature is not being used, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC	-	No connects. Not internally connected to the die. NC/(36 M, 72 M, 144 M, 288M, 576M, 1G)are address expansion pins and are not internally connected to the die.

Functional Overview

The CY7C1371D/CY7C1373D is a synchronous flow through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables $(\overline{CE}_1, C\underline{E}_2, C\underline{E}_3)$ active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW_X can be used to conduct byte write operations.

Write operations are qualified by the write enable (\overline{WE}). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous output enable (\overline{OE}) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- \blacksquare \overline{CE}_1 , CE_2 , and \overline{CE}_3 are all asserted active
- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz

device) provided \overline{OE} is active LOW. After the first <u>clock</u> of the read access, the out<u>put</u> buffers are controlled by \overline{OE} and the internal control logic. \overline{OE} must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tristated immediately.

Burst Read Accesses

The CY7C1371D/CY7C1373D has an on-chip burst counter that allows the user the ability to supply a single address and cond<u>uct</u> up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A_0 and A_1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE_{1} , CE_{2} , and CE_{3} are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tristated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP_X.

On the next clock rise the data presented to DQs and DQP_X (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by \overline{BW}_X signals. The CY7C1371D/CY7C1373D provides byte write capability that is described in the truth table. Asserting the write



enable input (\overline{WE}) with the selected byte write select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1371D/CY7C1373D is a common I/O device, data must not be driven into the device while the outputs are active. The output enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQs and DQP_X inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQP_X are automatically tristated during the data portion of a write cycle, regardless of the state of \overline{OE} .

Burst Write Accesses

The CY7C1371D/CY7C1373D has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE₁, CE₂, and CE₃) and WE inputs are ignored and the burst counter is incremented. The correct BW_X inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE_1 , CE_2 , and CE_3 , must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	-	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



Truth Table

The truth table for CY7C1371D, and CY7C1373D are as follows. ^[1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE ₁	CE ₂		ZZ	ADV/LD	WE	$\overline{\text{BW}}_{X}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tristate
Deselect cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tristate
Deselect cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tristate
Continue deselect cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Tristate
Read cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
Read cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data out (Q)
NOP/dummy read (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tristate
Dummy read (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tristate
Write cycle (begin burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data in (D)
Write cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data in (D)
NOP/write abort (begin burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tristate
Write abort (continue burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tristate
Ignore clock edge (stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1371D follows. [1, 2, 8]

Function (CY7C1371D)	WE	BWA	BWB	BW _C	BWD
Read	Н	Х	Х	Х	Х
Write no bytes written	L	Н	Н	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	L	L	Н	Н	Н
Write byte B – (DQ _B and DQP _B)	L	Н	L	Н	Н
Write byte C – (DQ _C and DQP _C)	L	Н	Н	L	Н
Write byte D – (DQ _D and DQP _D)	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L

Notes

- 1. X = "Don't Care." H = Logic HIGH, L = Logic LOW. $\overline{BW}_X = 0$ signifies at least one byte write select is active, $\overline{BW}_X =$ valid signifies that the desired byte write selects are asserted, see truth table for details. 2. Write is defined by \overline{BW}_X , and \overline{WE} . See truth table for read/write.
- 3. When a write cycle is detected, all I/Os are tristated, even during byte writes.
- The DQs and DQP_X pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. 4.

5. CEN = H, inserts wait states.

- Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
 Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_X = tristate when OE is inactive or when the device is deselected, and DQs and DQP_X = data when OE is active.
 Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write is based on which byte write is active.



Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1373D follows. ^[9, 10, 11]

Function (CY7C1373D)	WE	BWA	BWB
Read	Н	Х	Х
Write - no bytes written	L	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	L	L	Н
Write byte B – (DQ _B and DQP _B)	L	Н	L
Write all bytes	L	L	L

<sup>Notes
9. X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW_X = 0 signifies at least one byte write select is active, BW_X = valid signifies that the desired byte write selects are asserted, see truth table for details.
10. Write is defined by BW_X, and WE. See truth table for read/write.
11. Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write is based on which byte write is active.</sup>



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1371D/CY7C1373D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1371D/CY7C1373D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power-up, the device is up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 16. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Identification Codes on page 20). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 17. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 21 and Boundary Scan Order on page 22 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 20.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Identification Codes on page 20. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute



the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is supplied a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock

during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #85 (for 119-ball BGA package) or bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output bus to drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




TAP Controller Block Diagram



TAP Timing

Figure 5. TAP Timing





TAP AC Switching Characteristics

Over the Operating Range

Parameter ^[12, 13]	Description	Min	Max	Unit	
Clock		•			
t _{TCYC}	TCK clock cycle time	50	_	ns	
t _{TF}	TCK clock frequency	-	20	MHz	
t _{TH}	TCK clock HIGH time	20	-	ns	
t _{TL}	TCK clock LOW time	20	_	ns	
Output Times					
t _{TDOV}	TCK clock LOW to TDO valid	-	10	ns	
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns	
Setup Times					
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns	
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns	
t _{CS}	Capture setup to TCK rise	5	-	ns	
Hold Times					
t _{TMSH}	TMS Hold after TCK clock rise	5	_	ns	
t _{TDIH}	TDI Hold after clock rise	5	_	ns	
t _{CH}	Capture hold after clock rise	5	_	ns	


Notes 12. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse level	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V \pm 0.165 V unless otherwise noted)

Parameter ^[14]	Description	Description	Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -4.0 mA	V _{DDQ} = 3.3 V	2.4	_	V
		I _{OH} = -1.0 mA	V _{DDQ} = 2.5 V	2.0	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	-	0.4	V
		I _{OL} = 1.0 mA	V _{DDQ} = 2.5 V	-	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	-	0.2	V
			V _{DDQ} = 2.5 V	-	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.5	0.7	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
Ι _Χ	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$	·	-5	5	μA



Identification Register Definitions

Instruction Field	CY7C1371D (512 K × 36)	CY7C1373D (1 M × 18)	Description
Revision number (31:29)	000	000	Describes the version number
Device depth (28:24)	01011	01011	Reserved for internal use
Device width (23:18)	001001	001001	Defines memory type and architecture
Cypress device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 36)	Bit Size (× 18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	-
Boundary Scan Order (165-ball FBGA package)	-	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

119-ball BGA [15, 16]

Bit #	Ball ID	
1	H4	
2	T4	
3	T5	
4	Т6	
5	R5	
6	L5	
7	R6	
8	U6	
9	R7	
10	Τ7	
11	P6	
12	N7	
13	M6	
14	L7	
15	K6	
16	P7	
17	N6	
18	L6	
19	K7	
20	J5	
21	H6	
22	G7	

Bit #	Ball ID
23	F6
24	E7
25	D7
26	H7
27	G6
28	E6
29	D6
30	C7
31	B7
32	C6
33	A6
34	C5
35	B5
36	G5
37	B6
38	D4
39	B4
40	F4
41	M4
42	A5
43	K4
44	E4

Bit #	Ball ID
45	G4
46	A4
47	G3
48	C3
49	B2
50	B3
51	A3
52	C2
53	A2
54	B1
55	C1
56	D2
57	E1
58	F2
59	G1
60	H2
61	D1
62	E2
63	G2
64	H1
65	J3
66	2K

Bit #	Ball ID
67	L1
68	M2
69	N1
70	P1
71	K1
72	L2
73	N2
74	P2
75	R3
76	T1
77	R1
78	T2
79	L3
80	R2
81	Т3
82	L4
83	N4
84	P4
85	Internal

Notes 15. Balls which are NC (No Connect) are pre-set LOW. 16. Bit# 85 is pre-set HIGH.



Boundary Scan Order

165-ball BGA [17, 18]

Bit #	Ball ID	
1	N6	
2	N7	
3	N10	
4	P11	
5	P8	
6	R8	
7	R9	
8	P9	
9	P10	
10	R10	
11	R11	
12	H11	
13	N11	
14	M11	
15	L11	
16	K11	
17	J11	
18	M10	
19	L10	
20	K10	
21	J10	
22	H9	
23	H10	
24	G11	
25	F11	
26	E11	
27	D11	
28	G10	
29	F10	
30	E10	

Bit #	Ball ID
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	B3
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Note 17. Balls which are NC (No Connect) are pre-set LOW. 18. Bit# 89 is pre-set HIGH.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on V_{DD} relative to GND–0.5 V to +4.6 V
Supply voltage on V_{DDQ} relative to GND –0.5 V to +V_{DD}
DC voltage applied to outputs in tristate–0.5 V to V_{DDQ} + 0.5 V

DC input voltage	–0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% /	
Industrial	–40 °C to +85 °C	+ 10%	V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter ^[19, 20]	Description	Test Conditions		Min	Max	Unit
V _{DD}	Power supply voltage			3.135	3.6	V
V _{DDQ}	I/O supply voltage	For 3.3 V I/O		3.135	V _{DD}	V
		For 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH voltage	For 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I _{OH} = –1.0 mA		2.0	-	V
V _{OL}	Output LOW voltage	For 3.3 V I/O, I _{OL} = 8.0 mA		-	0.4	V
		For 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH voltage ^[19]	For 3.3 V I/O		2.0	V _{DD} + 0.3	V
		For 2.5 V I/O		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage [19]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V _{SS}		-30	-	μA
		Input = V _{DD}		_	5	μΑ
	Input current of ZZ	Input = V _{SS}		-5	-	μΑ
		Input = V _{DD}		_	30	μA
I _{DD}	V _{DD} operating supply current	V_{DD} = Max, I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	7.5 ns cycle, 133 MHz	-	210	mA
			10 ns cycle, 100 MHz	-	175	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$,	7.5 ns cycle, 133 MHz	-	140	mA
		f = f _{MAX} , inputs switching	10 ns cycle, 100 MHz	_	120	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \leq 0.3 \mbox{ V or } V_{IN} \geq V_{DD} - 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	All speeds	-	70	mA

Notes

19. Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 V$ (Pulse width less than $t_{CYC}/2$). 20. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[19, 20]	Description	Test Conditions		Min	Max	Unit
I _{SB3}	Automatic CE power-down current – CMOS inputs	$V_{IN} \le 0.3 V \text{ or } V_{IN} \ge V_{DDQ} - 0.3 V$, f = f _{MAX} , inputs switching	7.5 ns cycle, 133 MHz	-	130	mA
			10 ns cycle, 100 MHz	-	110	mA
004	Automatic CE power-down current – TTL inputs		All Speeds	_	80	mA

Capacitance

Parameter ^[21]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	5	8	9	pF
C _{CLK}	Clock input capacitance	V _{DD} = 3.3 V, V _{DDQ} = 2.5 V	5	8	9	pF
C _{IO}	Input/output capacitance		5	8	9	pF

Thermal Resistance

Parameter ^[21]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and		23.8	20.7	°C/W
Θ _{JC}	(in a tion to sooo)	procedures for measuring thermal impedance, according to EIA/JESD51.	1 00	6.2	4.0	°C/W


Note 21. Tested initially and after any design or process change that may affect these parameters.




AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms

3.3 V I/O Test Load







Switching Characteristics

Over the Operating Range

Parameter ^[22, 23]	Description	133	MHz	100	MHz	11
Parameter [,]	Description	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (typical) to the first access ^[24]	1	_	1	_	ms
Clock			•			-
t _{CYC}	Clock cycle time	7.5	-	10	-	ns
t _{CH}	Clock HIGH	2.1	-	2.5	-	ns
t _{CL}	Clock LOW	2.1	-	2.5	-	ns
Output Times		·				
t _{CDV}	Data output valid after CLK rise	-	6.5	-	8.5	ns
t _{DOH}	Data output hold after CLK rise	2.0	-	2.0	-	ns
t _{CLZ}	Clock to low Z [25, 26, 27]	2.0	-	2.0	-	ns
t _{CHZ}	Clock to high Z ^[25, 26, 27]	-	4.0	-	5.0	ns
t _{OEV}	OE LOW to output valid	-	3.2	-	3.8	ns
t _{OELZ}	OE LOW to output low Z ^[25, 26, 27]	0	_	0	-	ns
t _{OEHZ}	OE HIGH to output high Z ^[25, 26, 27]	-	4.0	-	5.0	ns
Setup Times		·				
t _{AS}	Address setup before CLK rise	1.5	-	1.5	-	ns
t _{ALS}	ADV/LD setup before CLK rise	1.5	-	1.5	-	ns
t _{WES}	WE, BW _X setup before CLK rise	1.5	-	1.5	-	ns
t _{CENS}	CEN setup before CLK rise	1.5	-	1.5	-	ns
t _{DS}	Data input setup before CLK rise	1.5	-	1.5	-	ns
t _{CES}	Chip enable setup before CLK rise	1.5	-	1.5	-	ns
Hold Times						
t _{AH}	Address hold after CLK rise	0.5	-	0.5	-	ns
t _{ALH}	ADV/LD hold after CLK rise	0.5	-	0.5	-	ns
t _{WEH}	$\overline{\text{WE}}, \overline{\text{BW}}_{\text{X}}$ hold after CLK rise	0.5	-	0.5	-	ns
t _{CENH}	CEN hold after CLK rise	0.5	-	0.5	-	ns
t _{DH}	Data input hold after CLK rise	0.5	-	0.5	-	ns
t _{CEH}	Chip enable hold after CLK rise	0.5	_	0.5	_	ns

Notes


- 22. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
 23. Test conditions shown in (a) of Figure 6 on page 25 unless otherwise noted.
 24. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially, before a read or write operation can be initiated.

t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 6 on page 25. Transition is measured ±200 mV from steady-state voltage.
 At any voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
 This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 7. Read/Write Waveforms ^[28, 29, 30]




Notes

28. For this waveform ZZ is tied LOW. 29. When \overline{CE} is LOW, \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.

30. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)



Notes


31. For this waveform ZZ is tied LOW.

32. When \overline{CE} is LOW, \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH. 33. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



Switching Waveforms (continued)





Notes 34. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 35. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1371D-133BGC	51-85115	119-ball BGA (14 × 22 × 2.4 mm)	Commercial
	CY7C1373D-133BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial
	CY7C1371D-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1373D-133AXI			Industrial
100	CY7C1371D-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1373D-100AXC			
	CY7C1371D-100AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial

Ordering Code Definitions





Package Diagrams





Figure 10. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



1. JEDEC STD REF MS-026

- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH

3. DIMENSIONS IN MILLIMETERS

51-85050 *D



Package Diagrams (continued)





Figure 11. 119-ball PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115



NOTE:


Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 *D




Package Diagrams (continued)

Figure 12. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



- NDTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CODE : BB0AC/BWOAC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 *F



Acronyms

Acronym	Description
BGA	ball grid array
CMOS	complementary metal oxide semiconductor
CE	chip enable
CEN	clock enable
EIA	electronic industries alliance
FBGA	fine-pitch ball grid array
I/O	input/output
JEDEC	joint electron devices engineering council
JTAG	joint test action group
LSB	least significant bit
MSB	most significant bit
NoBL	no bus latency
OE	output enable
SRAM	static random access memory
TAP	test access port
ТСК	test clock
TDI	test data input
TMS	test mode select
TDO	test data output
TQFP	thin quad flat pack
TTL	transistor-transistor logic
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nm	nanometer
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	254513	See ECN	RKF	New data sheet.
*A	288531	See ECN	SYT	Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related information Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Edited description for non-compliance with 1149.1). Updated Electrical Characteristics (Removed 117 MHz frequency related information). Updated Switching Characteristics (Removed 117 MHz frequency related information). Updated Ordering Information (Updated part numbers (Added Pb-free information for 100-pin TQFP, 119-ball BGA and 165-ball FBGA Packages) added comment of 'Pb-free BG packages availability' below the Ordering Information).
*В	326078	See ECN	PCI	Updated Pin Configurations (Address expansion pins/balls in the pinouts for all packages are modified according to JEDEC standard). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Updated TAP Instruction Set (Updated OVERVIEW (Updated description), updated EXTEST (Updated description), Added EXTEST Output Bus Tristate)). Updated Electrical Characteristics (Updated Test Conditions of V _{OL} , V _{OH} parameters). Updated Thermal Resistance (Changed value of Θ_{JA} and Θ_{JC} parameters for 100-pin TQFP Package from 31 °C/W and 6 °C/W to 28.66 °C/W and 4.08 °C/W respectively, changed value of Θ_{JA} and Θ_{JC} parameters for 119-bi BGA Package from 45 °C/W and 7 °C/W to 23.8 °C/W and 6.2 °C/W respectively, changed value of Θ_{JA} and Θ_{JC} parameters for 165-ball FBGA Package from 46 °C/W and 3 °C/W to 20.7 °C/W and 4.0 °C/W respectively. Updated Ordering Information (Updated part numbers, removed comment 'Pb-free BG packages availability' below the Ordering Information).
*C	345117	See ECN	PCI	Changed status from Preliminary to Final. Updated Ordering Information (Updated part numbers).
*D	416321	See ECN	NXR	Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Partial Truth Table for Read/Write (\overline{BW}_A of Write Byte A – (DQ_A ar DQP_A) and \overline{BW}_B of Write Byte B – (DQ_B and DQP_B) has been changed from H to L). Updated Electrical Characteristics (Changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE" in the description of I _X parameter, changed the minimum value of I _X parameter correpsonding Input Current of MODE (Input = V _{SS}) from –5 µA to –30 µA, changed the maximum value of I _X parameter correpsonding to Input Current of MODE (Input = V _{DD}) from 30 µA to 5 µA, changed the minimum value of I _X parameter correpsonding to Input Current of ZZ (Input = V _{SS}) from –30 µA to –5 µA, changed the maximum value of I _X parameter correpsonding to Input Current of ZZ (Input = V _{DD}) from 5 µA to 30 µA, updated Note 20 (Changed V _{IH} ≤ V _D to V _{IH} < V _{DD})). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table).



Document History Page (continued)

Document Title: CY7C1371D/CY7C1373D, 18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM with NoBL™ Architecture Document Number: 38-05556				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*E	475677	See ECN	VKN	Updated TAP AC Switching Characteristics (Changed minimum value of t_{TH} and t_{TL} parameters from 25 ns to 20 ns, changed maximum value of t_{TDOV} parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND). Updated Ordering Information (Updated part numbers).
*F	1274734	See ECN	VKN / AESA	Updated Switching Waveforms (Updated Figure 8 (Corrected typo in the waveform)).
*G	2897120	03/22/2010	NJY	Updated Ordering Information (Removed inactive parts). Updated Package Diagrams.
*H	3033272	09/19/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*	3067448	10/21/2010	NJY	Updated Ordering Information (Updated part numbers).
*J	3353119	08/24/2011	PRIT	Updated Functional Description (Updated Note as "For best practice recommendations, refer to SRAM System Guidelines."). Updated Package Diagrams (spec 51-85050 (changed revision from *C to *D)).
*K	3613540	05/10/2012	PRIT	Updated Functional Description (Removed the Note "For best practice recommendations, refer to SRAM System Guidelines." and its reference). Updated Pin Configurations (Updated Figure 3 (Removed CY7C1373D related information), updated Figure 4 (Removed CY7C1371D related information)). Updated Package Diagrams (spec 51-85180 (changed revision from *C to *E)).
*L	3767562	10/05/2012	PRIT	Updated Package Diagrams (spec 51-85115 (changed revision from *C to *D), spec 51-85180 (changed revision from *E to *F)).



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05556 Rev. *L

Revised October 5, 2012

Page 37 of 37

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.